AMENDMENTS TO THE CLAIMS

Claim 1 (Currently Amended) A simulation apparatus that is intended for for simulating a very long instruction word processor, said simulation apparatus comprising:

a first simulation unit operable to simulate execution of a group of instructions intended to be simultaneously executed simultaneously, and to generate a first simulation result; and

a second simulation unit operable to <u>simulate</u>, <u>based on the first simulation result</u> <u>generated by said first simulation unit</u>, a <u>sequential execution</u> generate a simulation result of the <u>said</u> group of instructions on an instruction-by-instruction basis based on a simulation result generated by the first simulation unit, and to generate a <u>second</u> <u>simulation result</u>.

Claim 2 (Currently Amended) The simulation apparatus according to Claim 1, wherein the <u>said</u> second simulation unit <u>is operable to generate generates a the second</u> simulation result by undoing a <u>the</u> simulation of <u>the execution of one of the instructions</u> an instruction included in a <u>from said</u> group of instructions that has just been <u>previously</u> simulated by the <u>said</u> first simulation unit.

Claim 3 (Currently Amended) The simulation apparatus according to Claim 2 further comprising: a display control unit operable to control a display unit to display the second simulation result generated by the said second simulation unit.

Claim 4 (Currently Amended) The simulation apparatus according to Claim 2, wherein the said second simulation unit includes:

a judgment unit operable to judge whether <u>or not</u> an instruction that satisfies a break condition is included in the <u>execution of said</u> group of instructions that has just been <u>previously</u> simulated by the <u>said</u> first simulation <u>unit or not</u>;

an indication unit operable to indicate that the <u>direct said</u> first simulation unit <u>to</u> <u>simulate</u> <u>simulates</u> execution of a next group of instructions when <u>it is judged said</u> <u>judgment unit judges</u> that no instruction satisfying the break condition is included <u>in the</u> <u>execution of said group of instructions</u> previously simulated by said first simulation unit;

a determination unit operable to determine that an instruction of said group of instructions as is a stop instruction when it is judged said judgment unit judges that the instruction satisfying the break condition is included; and

a generation unit operable to generate a simulation result by undoing simulations of the <u>execution of the</u> stop instruction and <u>the following subsequent</u> instructions in the <u>execution of said</u> group of instructions that have just been <u>previously</u> simulated.

Claim 5 (Currently Amended) The simulation apparatus according to Claim 1, wherein

the <u>said</u> first simulation unit is <u>intended for operable to simulate</u> operations of a pipeline processor that <u>simultaneously</u> executes a plurality of instructions simultaneously, and

the <u>said</u> simulation apparatus further comprises: a display image generation unit operable to generate a display image showing instructions that are included in a pipeline based on <u>the first</u> simulation results generated by the <u>said</u> first simulation unit and <u>the</u> second simulation results generated by said the second simulation unit.

Claim 6 (Currently Amended) The simulation apparatus according to Claim 5, wherein the display image contains <u>a</u> representation of an instruction that is included in every stage of the pipeline.

Claim 7 (Currently Amended) The simulation apparatus according to Claim 1, wherein

the <u>said</u> first simulation unit <u>is operable to simulate</u> simulates, on a cycle-by-cycle basis, operations of a pipeline processor that <u>simultaneously</u> executes a plurality of instructions simultaneously,

the said simulation apparatus further comprises:

an acception unit operable to accept a user operation that indicates one of instruction for indicating a step to be executed execution performed on the an instruction-by-instruction basis and for indicating a step to be executed execution performed on the a cycle-by-cycle basis; and

a display image generation unit operable to generate a display image that shows showing a-the second simulation result generated on an instruction by instruction basis by the said second simulation unit when a the user operation instruction that indicates a the step to be executed execution performed on the an instruction-by-instruction basis is accepted by said acception unit, and to generate a display image that shows showing a simulation result generated on the a cycle-by-cycle basis by the said first simulation unit when a the user instruction operation that indicates a the step to be executed execution performed on a the cycle-by-cycle basis is accepted by said acception unit.

Claim 8 (Currently Amended) The simulation apparatus according to Claim 7, wherein the display image contains <u>a</u> representation of each instruction that is included in a the pipeline.

Claim 9 (Currently Amended) The simulation apparatus according to Claim 7, wherein the display image contains <u>a</u> representation of <u>each</u> instructions that is included in every stage of a <u>the</u> pipeline.

Claim 10 (Currently Amended) The simulation apparatus according to Claim 1, wherein the said first simulation unit includes:

a hold unit operable to hold first data showing indicating resources of the very long instruction word processor;

a storage unit operable to store a copy of the first data in the \underline{a} memory unit as second data; and

a first simulator that updates <u>operable to update</u> the first data by simulating an execution of a single group of instructions after <u>said storage unit stores</u> storing the copy <u>of the first data</u>, and

wherein the <u>said</u> second simulation unit <u>is operable to obtain</u> obtains the <u>second</u> simulation results of the <u>execution of said</u> group of instructions on an <u>the</u> instruction-by-instruction basis based on the first data and the second data.

Claim 11 (Currently Amended) The simulation apparatus according to Claim 10, wherein

the <u>said</u> storage unit <u>stores</u> is <u>operable to store register</u> data of a register set in the memory unit as the second data, and

the <u>said</u> second simulation unit <u>reconstructs</u> is operable to reconstruct data of the <u>indicating a</u> resource of the very long instruction word processor before executing a <u>the</u> simulation of the instruction of the <u>said</u> group of instructions on an <u>the</u> instruction-by-instruction basis.

Claim 12 (Currently Amended) The simulation apparatus according to Claim 11, wherein the <u>said</u> storage unit <u>further stores</u> <u>is operable to store</u> memory data, before memory writing, in the <u>said</u> hold unit, and to store the memory data so in a way that <u>said</u> the memory data is contained in the second data when a memory write instruction is included in the <u>said</u> group of instructions.

Claim 13 (Currently Amended) The simulation apparatus according to Claim 10, wherein the said second simulation unit includes further comprises:

a judgment unit operable to judge whether <u>or not</u> an instruction that satisfies a break condition is included in the <u>execution of said</u> group of instructions that has just been <u>previously</u> simulated by the <u>said</u> first simulation unit-or not;

an indication unit operable to indicate that the direct said first simulation unit to simulate simulates execution of a next group of instructions when it is judged said judgment unit judges that no instruction satisfying the break condition is included in the execution of said group of instructions previously simulated by said first simulation unit; and

a determination unit operable to determine that an instruction that satisfies the break condition as is a stop instruction when it is judged said judgment unit judges that the instruction satisfying the break condition is included.

Claim 14 (Currently Amended) The simulation apparatus according to Claim 13, wherein the said determination unit determines is operable to determine that an

instruction next to a present stop instruction as <u>is</u> a break condition in the <u>a</u> step <u>of</u> execution of a simulation performed on an instruction-by-instruction basis.

Claim 15 (Currently Amended) The simulation apparatus according to Claim 13, wherein the <u>said</u> second simulation unit further <u>includes</u>: <u>comprises</u> a reconstruction unit operable to reconstruct, based on the first data and the second data, data of <u>indicating</u> the resources <u>of the very long instruction word processor</u>, on <u>a</u> condition that <u>execution</u> <u>of previous</u> instructions, up to an instruction just <u>before prior to</u> the stop instruction determined by the <u>said</u> determination unit, <u>are has been</u> simulated.

Claim 16 (Currently Amended) The simulation apparatus according to Claim 13, wherein the <u>said</u> second simulation unit further <u>includes</u>: <u>comprises</u> a reconstruction unit operable to reconstruct, based on the first data and the second data, data of <u>indicating</u> the resources <u>of the very long instruction word processor</u>, on <u>a condition that execution of previous</u> instructions, up to the stop instruction determined by the <u>said</u> determination unit, are <u>has been</u> simulated.

Claim 17 (Currently Amended) The simulation apparatus according to Claim 16, wherein

the <u>said</u> first simulator <u>generates</u> is <u>operable to generate</u> update information <u>indicating</u> showing resources <u>of the very long instruction word processor</u> to be changed by each instruction of <u>the said</u> group of instructions, and

the <u>said</u> reconstruction unit <u>reconstructs</u> is operable to reconstruct the data of <u>from</u> the resources of the very long instruction word processor that corresponding to a <u>result</u> of a sequential execution <u>results</u> of the instructions up to each instruction of the <u>said</u> group of instructions according to the first data, the second data, and <u>the</u> update information.

Claim 18 (Currently Amended) The simulation apparatus according to Claim 10, wherein

the <u>said</u> first simulator <u>simulates</u> <u>is operable to simulate an</u> execution of the group of instructions on a cycle-by-cycle basis of pipeline processing, the first simulator being intended for the very long instruction word processor that executes the pipeline processing, and

the simulation apparatus further counts the number is operable to count a quantity of execution cycles in the simulation for every group of instructions.

Claim 19 (Currently Amended) The simulation apparatus according to Claim 18, wherein

the very long instruction word processor to be simulated has includes a cancellation unit for canceling operable to cancel an execution of an instruction within a plurality of instructions to be simultaneously executed simultaneously, and

the said first simulator simulates the is operable to simulate said cancellation unit.

Claim 20 (Currently Amended) The simulation apparatus according to Claim 18, wherein

the <u>said</u> first simulator <u>further simulates</u> is <u>operable to simulate</u> a delay cycle as <u>according</u> to a delay instruction that causes a delay cycle in an execution stage of the very long instruction word processor to be simulated, and

the <u>said</u> reconstruction unit generates <u>is operable to reconstruct</u> data ef <u>indicating</u> the resources <u>of the very long instruction word processor that</u> corresponding to a simulation result <u>from simulating</u> of a <u>the</u> delay <u>cycle</u> instruction according to update information on <u>for</u> the delay instruction.

Claim 21 (Currently Amended) The simulation apparatus according to Claim 20, wherein the <u>said</u> reconstruction <u>unit</u> apparatus further generates <u>is operable to generate</u> data of <u>indicating the</u> resources <u>of the very long instruction word processor that</u> corresponding to a simulation result of <u>simulating</u> an output dependency instruction according to the update information on <u>for</u> the delay instruction and <u>according to</u> the update information on <u>for</u> the output dependency instruction as to the output dependency

instruction that has <u>an</u> output dependency in the same group of instructions with <u>as</u> the delay instruction.

Claim 22 (Currently Amended) A simulation method that is intended for simulating a very long instruction word processor, said simulation method comprising:

performing a the first simulation comprising step of simulating execution of a group of instructions comprising a plurality of instructions intended to be simultaneously executed simultaneously, and generating a first simulation result of said first simulation; and

performing a the second simulation comprising step of generating a simulation result simulating, based on the first simulation result, a sequential execution of the said group of instructions on an instruction-by-instruction basis based on a simulation result in the first step and generating a second simulation result of said second simulation.

Claim 23 (Currently Amended) A <u>computer-readable recording medium which</u> <u>stores a</u> program for <u>having executing on</u> a computer execute a simulation of a very long instruction word processor, the program <u>has causing</u> the computer <u>to</u> execute <u>a method comprising</u> the following steps:

performing a the first simulation comprising step of simulating execution of a group of instructions comprising a plurality of instructions intended to be simultaneously executed simultaneously, and generating a first simulation result of said first simulation; and

performing a the second simulation comprising step of generating a simulation result simulating, based on the first simulation result, a sequential execution of the said group of instructions on an instruction-by-instruction basis based on a simulation result in the first step and generating a second simulation result of said second simulation.